SLYS018C April 2018 – April 2020 INA181-Q1 , INA2181-Q1 , INA4181-Q1

PRODUCTION DATA.

- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Device Comparison Table
- 6 Pin Configuration and Functions
- 7 Specifications
- 8 Detailed Description
- 9 Application and Implementation
- 10Power Supply Recommendations
- 11Layout
- 12Device and Documentation Support
- 13Mechanical, Packaging, and Orderable Information

- PW|20

- PW|20

Provided that the INAx181-Q1 output is connected to a high impedance input, the best location to filter is at the device output using a simple RC network from OUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INAx181-Q1 power-supply voltage. If filtering at the output is not possible, or filtering of only the differential input signal is required, it is possible to apply a filter at the input pins of the device. Figure 48 provides an example of how a filter can be used on the input pins of the device.

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10 Ω (or less, if possible) to reduce impact to accuracy. The internal bias network shown in Figure 48 present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using Equation 6, where the gain error factor is calculated using Equation 5.

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance (R_{F}) value as well as internal input resistor R_{INT}, as shown in Figure 48. The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. Calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given using Equation 5:

Equation 5.

where

- R
_{INT}is the internal input resistor. - R
_{F}is the external series resistance.

With the adjustment factor from Equation 5, including the device internal input resistance, this factor varies with each gain version, as shown in Table 1. Each individual device gain error factor is shown in Table 2.

PRODUCT | GAIN | R_{INT} (kΩ) |
---|---|---|

INAx181A1-Q1 | 20 | 25 |

INAx181A2-Q1 | 50 | 10 |

INAx181A3-Q1 | 100 | 5 |

INAx181A4-Q1 | 200 | 2.5 |

PRODUCT | SIMPLIFIED GAIN ERROR FACTOR |
---|---|

INAx181A1-Q1 | |

INAx181A2-Q1 | |

INAx181A3-Q1 | |

INAx181A4-Q1 |

The gain error that can be expected from the addition of the external series resistors can then be calculated based on Equation 6:

Equation 6.

For example, using an INA181A2-Q1 and the corresponding gain error equation from Table 2, a series resistance of

10 Ω results in a gain error factor of 0.991. The corresponding gain error is then calculated using Equation 6, resulting in an additional gain error of approximately 0.89% solely because of the external 10-Ω series resistors.